





### POWER 5V/16A




### POWER 2.5V/8A



### POWER 1.25V/1.5A




### POWER 1.8V/1.5A




Revision OK 03.10.2012 OAN/VTT


### POWER 3.3V/12A




### POWER 12V/5A




### POWER DDR2 1.8V/1.5A




### Analog 2.5V To place near U20




### Analog 5.0V To place near U20












### VCC BANK




### GND



### VCCAUX & VCCINT




# PCIE GTP TRANSCEIVER




Revision OK 03.10.2012 OAN/VTT

# PCIE CLOCK JITTER ATTENUATION






# PCIE GTP ANALOG POWER




<b>Reds PCB_Spartan6.PrjPCB</b>	
<b>SP6_PcIe.SchDoc</b>	Rev 0.5
Drawn by: ONH	Date: 10.10.2012
Approved by: *	Page 5 of 28

## GTP TRANSCEIVER FOR SMB

### SMB CONNECTORS




### OSCILLATOR 150MHZ




<b>RODS PCB_Spartan6.PrjPCB</b>	
<b>SP6_GTP_SMB.SchDoc</b>	Rev 0.5
Drawn by: ONH	Date: 10.10.2012
Approved by: *	Page 6 of 28

# OSCILLATOR 150MHZ



!!! Pas testé sur la série v1 !!!

# SATA CONNECTOR



!!! Pas testé sur la série v1 !!!

## Revision OK 03.10.2012 OAN/VTT SATA GTP TRANSCEIVER

!!! Pas testé sur la série v1 !!!





Distance between Res and MGTRREF\_101 = distance between Res and MGTA VTRCAL

<b>Reds PCB_Spartan6.PrjPCB</b>	
<b>SP6_SATA.SchDoc</b>	Rev 0.5
Drawn by: ONH	Date: 10.10.2012
Approved by: *	Page 7 of 28

# SPARTAN 6 BANK0

# OSCILLATOR 100MHZ

# CONNECTOR FMC1





**Ticket 605/613 - erreurs dues au manque de soudure sur les signaux FMC**  
**A metre dans rapport à Locatis (TODO)**  
**Ticket 609 - FMC1 est le seul FMC compatible avec le signaux LVDS**  
**A metre dans datasheet Reptar (TODO)**

Revision OK 03.10.2012 OAN/VT


# FMC1 & FMC2 GTP TRANSCEIVER

C185, C186, C191 & C192 peuvent être remplacées par une 00hm si nécessaire



# SPARTAN 6 BANK 1

Revision OK 03.10.2012 OAN/VTT




Les signaux \*CLK\* ne peuvent pas être swapper!!

Les signaux MICTOR\_X peuvent être swapper entre eux excepté MICTOR\_CLK\_X

Les signaux SP6\_LB\_XX peuvent être swapper entre eux.


les signaux SP6\_GPIO\_X\_X peuvent être swapper entre eux mais attention aux paires différentielles.

# MICTOR DEBUG CONNECTOR




## I2C Temperature Sensor


I2C address :  
0101001 : Light sensor  
1110001 : Temperature sensor




## I2C Light Sensor



## I2C External Connector




## I2C 3 : BTB Connector




## SPI 1: Accelerometer


Ticket 616 - 3V3 au lieu de 1V8 pour VDD - OAN (05.09.2012)




## SPI 2 : External Connector





## SPI 3 : BTB Connector




Correspondance SPI FPGA <=> CPU  
SP6\_SPI\_SDO <=> up\_SPI\_SIMO (Slave In Master Out)  
SP6\_SPI\_SDIO <=> up\_SPI\_SOMI (Slave Out Master In)





SPARTAN 6 BANK 2



OSCILLATOR 25MHZ



Ticket 605/613 - erreurs dues au manque de soudure sur les deux FMC

A mettre dans rapport à Locatis (TODO)


Ticket 609 - FMC2 n'est pas compatible avec les signaux LVDS => utiliser uniquement

avec des cartes FMC avec pins single-ended



A mettre dans datasheet Reptar (TODO)

Revision OK 03.10.2012 OAN/VTT


### SPARTAN 6 BANK3



xc6slx150tfgg900-3




### CONNECTOR FMC2




<b>RedS</b>	<b>PCB_Spartan6.PrijPCB</b>
<b>SP6_FMC2.SchDoc</b>	
Drawn by: ONH	Rev 0.5
Approved by: *	Date: 10.10.2012
	Page 11 of 28

### TOSLINK Receiving Connector




!!! Pas testé pour la série 1 !!!


### TOSLINK Transmitting Connector




### 8X LEDs FOR SPARTAN 6




### 3X LEDs FOR uP




### GPIOs header




### INCREMENTAL ENCODER



### PCIe/Sata/ Clocks Enable



### PHY CAN BUS




!!! Pas testé pour la série 1 !!!


if necessary, should be 60 Ohm

LAYOUT NOTE:  
Termination resistor close connector.  
Using NOTE:  
Termination resistor should be disconnected if new peripheral is connected on the carrier board.

### 40X2 CHARACTERS LCD DISPLAY




### 12 BITS D/A CONVERTOR





Ticket 584 - Bruit sur les signaux AD à full transition 1111...>0000...  
3V3 and 3V3\_DAC decap added - OAN (05.09.2012)

Ticket 584  
Filtre de sortie ajouté sur les 4 canaux - OAN (05.09.2012)


### BUZZER




### SPARTAN 6 BANK 4



### UART 1 : External Connector




### TOUCH CONTROL PAD




A tester pour la série 1 (TODO) 10.03.2012

## 2GB DDR2





## DDR3 VOLTAGE REFERENCE






Revision OK 03.10.2012 OAN/VTT

## SPARTAN 6 BANK 5



# 3 X 7 SEGMENTS




Revision OK 03.10.2012 OAN/VTT

VCC0\_0 = 2V5/3V3  
 LED Vforward = 1V8  
 LED Ifwd type = 10mA => 1 luminous  
 I<sub>max</sub> = 3.3-1.8/100 = 15mA => 1.4 luminous  
 I<sub>max</sub> = 2.5-1.8/100 = 7mA => 0.6 luminous


<b>REDS PCB_Spartan6.PrjPCB</b>	
<b>SP6_7seg.SchDoc</b>	Rev 0.5
Drawn by: ONH	Date: 10.10.2012
Approved by: *	Page 14 of 28

# 8X SWITCHES FOR FPGA 4X SWITCHES FOR uP

Revision OK 03.10.2012 OAN/VTT




# DIP SWITCH



Range 2 = Analog input span from 0 to 2Vrefp


# 12 BITS A/D CONVERTOR




Blindage PCB amélioré - A valider 03.10.2012

<b>PCB_Spartan6.PrijPCB</b>	
<b>SP6_Switch_DA.SchDoc</b>	
Drawn by: ONH	Rev 0.5
Approved by: *	Date: 10.10.2012
	Page 15 of 28


3G/GPS MODULE



uP local bus



GPIOs SATA PCIe  
GPS 3G CAN Bus




Revision OK 03.10.2012 OAN/VTT


Layout note for QTH\_60 pins and QMS-078-06.75-X-D-PC4 connectors

LAYOUT NOTE:  
- Each differential pair should provide a differential impedance of 100ohm.  
- Each single signal should provide an impedance of 50 ohm


POWER



















I2C UART uP\_SWs  
uP\_LEDs SPI







GPIOs SPI conf



Ne rien changer au pinout du connecteur car correspondance avec carte uP!!!








Revision OK 03.10.2012 OAN/VTT















Revision OK 03.10.2012 OAN/VTT







MICTOR DEBUG CONNECTOR






Revision OK 03.10.2012 OAN/VTT



<b>PCB_Spartan6.PrjPCB</b>	
<b>SP3_Power_Config.SchDoc</b>	
Drawn by: YNG	Rev *
Approved by: *	Date: 10.10.2012
	Page * of *

# Si SP3 pas configurée, la SP6 ne peut être configurée que par JTAG (SMT)



JTAG Selection :  
 00 : Not used  
 01 : Not used  
 10 : SMT module  
 11 : Header

Default :  
 Mux enable  
 SMT Module







FPGA Bitstream Selection :  
 00 : BS 0  
 01 : BS 1  
 10 : BS 2  
 11 : BS 3

Default :  
 XCF disable  
 BS 0

FPGA Configuration Selection :  
 00 : Master Select MAP / BPI  
 01 : Master Serial / SPI  
 10 : Slave Select MAP  
 11 : Slave Serial


Default :  
 Master Select MAP

Revision OK 03.10.2012 OAN/VTT




<b>PCB_Spartan6.PrijPCB</b>	
<b>SP3_SP6_Configuration.SchDoc</b>	
Drawn by: YNG	Rev *
Approved by: *	Date: 10.10.2012
	Page * of *


# JTAG "11" : HEADER



# JTAG "10" : USB SMT1




# JTAG Multiplexer




# FMC Configuration

Bypass : Jumper 2-3





# XCF32p Configuration



Revision OK 03.10.2012 OAN/VT

# FPGA Configuration

DONE/PROG: VCCO\_2 @ 3V3  
 JTAG: VCCaux @ 3V3



<b>RedDS PCB_Spartan6.PrjPCB</b>	
<b>SP6_Jtag_Chain.SchDoc</b>	
Drawn by: YNG	Rev *
Approved by: *	Date: 10.10.2012
	Page * of *