




Revision OK 03.10.2012 OAN/VTT



3V3 processor voltage





1V8 processor board source voltage selection




Question (03.10.2012)
Est-il nécessaire de garder cette fonctionnalité ?

Reserved function




Reds PCB_DM3730.PrjPCB	
DM3730_POWER.SchDoc	Rev 0.5
Drawn by: ONH	Date: 10.10.2012
Approved by: *	Page 18 of 28

Revision OK 03.10.2012 OAN/VTT



Reds PCB_DM3730.PrjPCB	
DM3730_SDCARD.SchDoc	Rev 0.5
Drawn by: ONH	Date: 10.10.2012
Approved by: *	Page 19 of 28




Revision OK 03.10.2012 OAN/VTT

RODS PCB_DM3730.PrjPCB	
DM3730_ETHERNET.SchDoc	Rev 0.5
Drawn by: ONH	Date: 10.10.2012
Approved by: *	Page 20 of 28

Revision OK 03.10.2012 OAN/VTT



Note:

Le blindage du chemin MIC et AUDIO IN a été amélioré au niveau du PCB - A valider





ref schema => tps65930.pdf (p.62)

MICROPHONE



AUDIO IN

Decouplage A placer vers U2




AUDIO OUT

REDS PCB_DM3730.PrjPCB	
DM3730_AUDIO.SchDoc	Rev 0.5
Drawn by: ONH	Date: 10.10.2012
Approved by: *	Page 21 of 28


**NOTE: OTG fonctionne en mode Device -
Testé et validé. En mode Master, pas validé et
fonctionnalité supprimée des spec.
=> A supprimer dans Datasheet**

Revision OK 03.10.2012 OAN/VTT






si CFG[2] = '1' => pas de sampling des pins LED A et B

Reds PCB_DM3730.PrjPCB	
DM3730_USB_HUB.SchDoc	
Drawn by: ONH	Rev 0.5
Approved by: *	Date: 10.10.2012
	Page 22 of 28






USB protection




3G/GPS CONNECTION

USB connectors



USB power info




Revision OK 03.10.2012 OAN/VTT

ReDS	PCB_DM3730.PrjPCB
DM3730_USB_PERIPHERAL.SchDoc	
Drawn by: ONH	Rev 0.5
Approved by: *	Date: 10.10.2012
	Page 23 of 28

Correspondance SPI FPGA <=> CPU
 SP6_SPI_SDO <=> up_SPI_SIMO (Slave In Master Out)
 SP6_SPI_SDIO <=> up_SPI_SOMI (Slave Out Master In)


Revision OK 03.10.2012 OAN/VTT




GPIO_180 => CAP_TOUCH_RST#
 GPIO_181 => CAP_TOUCH_WAKE#

RODS PCB_DM3730.PrjPCB	
DM3730_SERIAL.SchDoc	Rev 0.5
Drawn by: ONH	Date: 10.10.2012
Approved by: *	Page 24 of 28

LAYOUT NOTE:
As close as possible to SODIMM connector






LAYOUT NOTE:
BUS video des signaux DSS doivent tous être de la même longueur.




LAYOUT NOTE:
As close as possible to level translator buffer

Revision OK 03.10.2012 OAN/VTT





ASSEMBLY NOTE:
3.3V: DSS sampled at rising edge
GND: DSS sampled at falling edge

Config SP6 (slave Serial connections)





Revision OK 03.10.2012 OAN/VTT

Tous les signaux de UIF peuvent être swapper entre eux.





LED3 (GPIO_102) is common with CPU, SP3 and SP6
LED2, SW2, SW3, SW4 is common with CPU and SP6 only




D15 à D17 à remplacer par res 10K (0402) Ticket 614 - OAN (06.09.2012)


Ticket 614 - clos - 03.10.2012 - pas de modification nécessaire (problème résolu avec jumper HSWAPEN)



uP local bus



GPIOs GPS 3G




Layout note for QSH_60 pins and QFS-078-04.25-X-D-PC4 connectors

LAYOUT NOTE:
 - Each differential pair should provide a differential impedance of 100ohm.
 - Each single signal should provide an impedance of 50 ohm

uP GPIOs

Dir = 0 => B to A
 Dir = 1 => A to B




Ne rien changer au pinout du connecteur car correspondance avec carte uP!!!

Revision OK 03.10.2012 OAN/VTT


Config SP6 (slave Serial connections)

CPU	SP3	SP6
GPIO_104	GPIO1P---CCLK	CCLK
GPIO_96	GPIO1N---DIN	DIN
GPIO_105	GPIO2P---DONE	DONE
GPIO_94	GPIO3P---INIT_B	INIT_B
GPIO_103	GPIO2N---PROG_B	PROG_B


I2C UART uP_SWs uP_LEDs SPI



GPIOs SPI conf




POWER





Barette pour carte processeur



Contre-connecteur pour carte processeur




Connecteur Ribbon -> PCB FPGA




Ticket 601 - Détrompeur - Couper pin 6 sur carte CPU
A mettre dans rapport à Locatis (TODO)

Jtag shared signals Pull-Down





Jtag shared signals Pull-Up



Jtag shared signals



Jtag TI signals




Revision OK 03.10.2012 OAN/VTT



Reds PCB_DM3730.PrjPCB	
DM3730_JTAG.SchDoc	Rev *
Drawn by: VTT	Date: 10.10.2012
Approved by: *	Page * of *


UII

























VAR_SOM_OM37

Warning message: "adding items to hidden GND" when doing a compilation is due to hidden pins 3, 4 & 5 of the SMA_90 component.

Revision OK 03.10.2012 OAN/VTT



Reds PCB_DM3730.PrjPCB	
DM3730_WIFI_BT.SchDoc	Rev *
Drawn by: VTT	Date: 10.10.2012
Approved by: *	Page * of *



Title		
Size	Number	Revision
A3		
Date:	10.10.2012	Sheet of
File:	E:\GITU.\uP Board.SchDoc	Drawn By: