

Carte de référence rapide

Set d'instructions ARM

Key to Tables	Condition Field {cond}
{cond}	Refer to Table Condition Field {cond}
<Oprnd2>	Refer to Table Operand 2
<Fields>	Refer to Table PSR fields
{S}	Updates condition flags if S present
C*, V*	Flag is unpredictable after these instructions in Architecture v4 and earlier
Q	Sticky flag. Always updates on overflow (no S option). Read and reset using MRS and MSR
x, y	B meaning half-register [15:0], or T meaning [31:16]
<immed_8r>	A 32-bit constant, formed by right-rotating an 8-bit value by an even number of bits
<immed_8*4>	A 10-bit constant, formed by left-shifting an 8-bit value by two bits

<a_mode2>	Refer to Table Addressing Mode 2
<a_mode2p>	Refer to Table Addressing Mode 2 (Post-indexed only)
<a_mode3>	Refer to Table Addressing Mode 3
<a_mode4L>	Refer to Table Addressing Mode 4 (Block load or Stack pop)
<a_mode4S>	Refer to Table Addressing Mode 4 (Block store or Stack push)
<a_mode5>	Refer to Table Addressing Mode 5
<reglist>	A comma-separated list of registers, enclosed in braces ({ and })
{ }	Updates base register after data transfer if ! present
R	Refer to Table ARM architecture versions

Operation	Assembler	S updates	Q	Action	Notes
Move		N Z C		Rd := Oprnd2	
NOT	MVN{cond}{S} Rd, <Oprnd2>	N Z C		Rd := 0xFFFFFFFF EOR Oprnd2	
SPSR to register	MRS{cond} Rd, SPSR			Rd := SPSR	
CPSR to register	MRS{cond} Rd, CPSR			Rd := CPSR	
register to SPSR	MSR{cond} SPSR_<fields>, Rm			SPSR := Rm (selected bytes only)	
register to CPSR	MSR{cond} CPSR_<fields>, Rm			CPSR := Rm (selected bytes only)	
immediate to SPSR	MSR{cond} SPSR_<fields>, #<immed_8r>			SPSR := immed_8r (selected bytes only)	
immediate to CPSR	MSR{cond} CPSR_<fields>, #<immed_8r>			CPSR := immed_8r (selected bytes only)	
Arithmetic		N Z C V		Rd := Rn + Oprnd2	
Add	ADD{cond}{S} Rd, Rn, <Oprnd2>	N Z C V		Rd := Rn + Oprnd2 + Carry	No shift/rotate. No shift/rotate.
with carry	ADC{cond}{S} Rd, Rn, <Oprnd2>	N Z C V	Q	Rd := SAT(Rm + Rn)	
saturating	QADD{cond} Rd, Rn, Rn		Q	Rd := SAT(Rm + SAT(Rn * 2))	
double saturating	QDADD{cond} Rd, Rn, Rn			Rd := Rn - Oprnd2	
Subtract	SUB{cond}{S} Rd, Rn, <Oprnd2>	N Z C V		Rd := Rn - Oprnd2	
with carry	SBC{cond}{S} Rd, Rn, <Oprnd2>	N Z C V		Rd := Rn - NOT(Carry)	
reverse subtract	RSB{cond}{S} Rd, Rn, <Oprnd2>	N Z C V		Rd := Oprnd2 - Rn	
reverse subtract with carry	RSC{cond}{S} Rd, Rn, <Oprnd2>	N Z C V		Rd := Oprnd2 - Rn - NOT(Carry)	
saturating	QSUB{cond} Rd, Rn, Rn		Q	Rd := SAT(Rm - Rn)	No shift/rotate. No shift/rotate.
double saturating	QDSUB{cond} Rd, Rn, Rn		Q	Rd := SAT(Rm - SAT(Rn * 2))	
Multiply	MUL{cond}{S} Rd, Rm, Rs	N Z C*		Rd := (Rm * Rs)[31:0]	
accumulate	MLA{cond}{S} Rd, Rm, Rs, Rn	N Z C*		Rd := ((Rm * Rs) + Rn)[31:0]	
unsigned long	UMULL{cond}{S} RdLo, Rn, Rn, Rs	N Z C* V*		RdHi, RdLo := unsigned(Rm * Rs)	
unsigned accumulate long	UMLAL{cond}{S} RdLo, Rn, Rs, Rn	N Z C* V*		RdHi, RdLo := unsigned(RdHi, RdLo + Rm * Rs)	
signed long	SMULL{cond}{S} RdLo, Rn, Rn, Rs	N Z C* V*		RdHi, RdLo := signed(Rm * Rs)	
signed accumulate long	SMLAL{cond}{S} RdLo, Rn, Rs, Rn	N Z C* V*		RdHi, RdLo := signed(RdHi, RdLo + Rm * Rs)	
signed 16 * 16 bit	SMULxy{cond} Rd, Rm, Rs	N Z C V		Rd := Rm[x] * Rs[y]	No shift/rotate. No shift/rotate.
signed 32 * 16 bit	SMULwy{cond} Rd, Rm, Rs			Rd := (Rm * Rs)[47:16]	No shift/rotate. No shift/rotate.
signed accumulate 16 * 16	SMLaxy{cond} Rd, Rm, Rs, Rn	Q	Q	Rd := Rn + Rm[x] * Rs[y]	No shift/rotate. No shift/rotate.
signed accumulate 32 * 16	SMLawy{cond} Rd, Rm, Rs, Rn	Q	Q	Rd := Rn + (Rm * Rs[y])[47:16]	No shift/rotate. No shift/rotate.
signed accumulate long 16 * 16	SMLALxy{cond} RdLo, Rn, Rn, Rs			RdHi, RdLo := RdHi, RdLo + Rm[x] * Rs[y]	No shift/rotate. No shift/rotate.
signed accumulate long 16 * 16	CLZ{cond} Rd, Rn			Rd := number of leading zeroes in Rn	
Count leading zeroes					
Logical		N Z C		Update CPSR flags on Rn AND Oprnd2	
Test	TEST{cond} Rn, <Oprnd2>	N Z C		Update CPSR flags on Rn EOR Oprnd2	
Test equivalence	TEQ{cond} Rn, <Oprnd2>	N Z C		Rd := Rn AND Oprnd2	
AND	AND{cond}{S} Rd, Rn, <Oprnd2>	N Z C		Rd := Rn EOR Oprnd2	
EOR	EOR{cond}{S} Rd, Rn, <Oprnd2>	N Z C		Rd := Rn OR Oprnd2	
ORR	ORR{cond}{S} Rd, Rn, <Oprnd2>	N Z C		Rd := Rn AND NOT Oprnd2	
Bit Clear	BIC{cond}{S} Rd, Rn, <Oprnd2>	N Z C		R0 := R0	Flags not affected. See Table Operand 2 .
No operation	NOP				
Shift/Rotate					
Compare	CMP{cond} Rn, <Oprnd2>	N Z C V		Update CPSR flags on Rn - Oprnd2	
negative	CMN{cond} Rn, <Oprnd2>	N Z C V		Update CPSR flags on Rn + Oprnd2	

Operation	Branch	Assembler	Action	Notes
Branch	with link and exchange	B{cond} label	R15 := label	label must be within ±32Mb of current instruction.
	with link and exchange (1)	BL{cond} label	R14 := R15-4, R15 := label	label must be within ±32Mb of current instruction.
	with link and exchange (2)	4T BX{cond} Rm 5T BLX label	R15 := Rm, Change to Thumb if Rm[0] is 1 R14 := R15 - 4, R15 := label, Change to Thumb	Cannot be conditional. label must be within ±32Mb of current instruction.
Load	Word	LDR{cond} Rd, <a_mode2> LDR{cond}T Rd, <a_mode2P> LDR{cond} R15, <a_mode2>	R14 := R15 - 4, R15 := Rm[31:1] (Change to Thumb if Rm[0] is 1) Rd := [address]	
	Byte	LDR{cond}B Rd, <a_mode2> LDR{cond}BT Rd, <a_mode2P> LDR{cond}SB Rd, <a_mode3> LDR{cond}SH Rd, <a_mode3> LDM{cond}<a_mode4L> Rd{!}, <reglist-pc> LDM{cond}<a_mode4L> Rd{!}, <reglist+pc> LDM{cond}<a_mode4L> Rd{!}, <reglist+pc>^	Rd := SignExtend[byte from address] Rd := ZeroExtend[halfword from address] Rd := SignExtend[halfword from address] Load list of registers from [Rd] Load registers, R15 := [address][31:1] (α 5T: Change to Thumb if [address][0] is 1) Load registers, branch (α 5T: and exchange), CPSR := SPSR	Use from exception modes only. Use from privileged modes only.
Store	Word	LDM{cond}<a_mode4L> Rd, <reglist-pc>^ STR{cond} Rd, <a_mode2>	[address] := Rd [address] := Rd	
	Byte	STR{cond}T Rd, <a_mode2P> STR{cond}B Rd, <a_mode2> STR{cond}BT Rd, <a_mode2P> STR{cond}H Rd, <a_mode3> STM{cond}<a_mode4S> Rd{!}, <reglist> STM{cond}<a_mode4S> Rd{!}, <reglist>^	[address][7:0] := Rd[7:0] [address][7:0] := Rd[7:0] [address][15:0] := Rd[15:0] Store list of registers to [Rd] Store list of User mode registers to [Rd] temp := [Rn], [Rn] := Rm, Rd := temp temp := ZeroExtend([Rn][7:0]), [Rn][7:0] := Rm[7:0], Rd := temp	Use from privileged modes only.
Store multiple	Push, or Block data store	4		
	User mode registers	3 SWP{cond} Rd, Rm, [Rn] 3 SWP{cond}B Rd, Rm, [Rn]		
Swap	Word			
	Byte			
Coprorocessors	Data operations	2 CDP{cond} p<cpnum>, <op1>, CRd, CRn, CRm, <op2> 5 CDP2 p<cpnum>, <op1>, CRd, CRn, CRm, <op2>	Coprocessor defined	Cannot be conditional.
	Move to ARM reg from coproc	2 MRC{cond} p<cpnum>, <op1>, Rd, CRn, CRm, <op2> 5 MRC2 p<cpnum>, <op1>, Rd, CRn, CRm, <op2>		Cannot be conditional.
	Move to coproc from ARM reg	2 MCR{cond} p<cpnum>, <op1>, Rd, CRn, CRm, <op2> 5 MCR2 p<cpnum>, <op1>, Rd, CRn, CRm, <op2>		Cannot be conditional.
	Load	5 LDC{cond} p<cpnum>, CRd, <a_mode5> 5 LDC2 p<cpnum>, CRd, <a_mode5>		Cannot be conditional.
	Store	2 STC{cond} p<cpnum>, CRd, <a_mode5> 5 STC2 p<cpnum>, CRd, <a_mode5>		Cannot be conditional.
Software interrupt		SWI{cond} <immed_24>	Software interrupt processor exception	Cannot be conditional. 24-bit value encoded in instruction.
Breakpoint		5 BKPT <immed_16>	Prefetch abort or enter debug state	Cannot be conditional.

Carte de référence rapide

Modes d'adressage ARM

Addressing Mode 2 - Word and Unsigned Byte Data Transfer	
Pre-indexed	[Rn], #+/-<immed_12> { ! }
Immediate offset	[Rn]
Register offset	[Rn], +/-Rm] { ! }
Scaled register offset	[Rn], +/-Rm, LSL #<immed_5>] { ! } [Rn], +/-Rm, LSR #<immed_5>] { ! } [Rn], +/-Rm, ASR #<immed_5>] { ! } [Rn], +/-Rm, ROR #<immed_5>] { ! } [Rn], +/-Rm, RRX] { ! }
Post-indexed	[Rn], #+/-<immed_12> [Rn], +/-Rm [Rn], +/-Rm, LSL #<immed_5> [Rn], +/-Rm, LSR #<immed_5> [Rn], +/-Rm, ASR #<immed_5> [Rn], +/-Rm, ROR #<immed_5> [Rn], +/-Rm, RRX

Addressing Mode 2 (Post-indexed only)	
Pre-indexed	[Rn], #+/-<immed_12>
Immediate offset	[Rn]
Zero offset	[Rn], +/-Rm
Register offset	[Rn], +/-Rm, LSL #<immed_5>
Scaled register offset	[Rn], +/-Rm, LSR #<immed_5>
	[Rn], +/-Rm, ASR #<immed_5>
	[Rn], +/-Rm, ROR #<immed_5>
	[Rn], +/-Rm, RRX

Addressing Mode 3 - Halfword and Signed Byte Data Transfer	
Pre-indexed	[Rn], #+/-<immed_8>] { ! }
Immediate offset	[Rn]
Zero offset	[Rn], +/-Rm] { ! }
Register	[Rn], #+/-<immed_8>
Post-indexed	[Rn], #+/-Rm, ROR #<immed_5>
Register	[Rn], +/-Rm, RRX

Addressing Mode 4 - Multiple Data Transfer	
Block load	Stack pop
IA	FD
IB	ED
DA	FA
DB	EA
Block store	Stack push
IA	EA
IB	FA
DA	ED
DB	FD

Addressing Mode 5 - Coprocessor Data Transfer	
Pre-indexed	[Rn], #+/-<immed_8*4>] { ! }
Immediate offset	[Rn]
Zero offset	[Rn], #+/-<immed_8*4>
Post-indexed	[Rn], #+/-<immed_8*4>
Unindexed	[Rn], { 8-bit copro. option }

ARM architecture versions	
<i>n</i>	ARM architecture version <i>n</i> and above.
<i>nT</i>	T variants of ARM architecture version <i>n</i> and above.
<i>M</i>	ARM architecture version 3M, and 4 and above excluding xM variants
<i>nE</i>	E variants of ARM architecture version <i>n</i> and above.


Operand 2	
Immediate value	#<immed_8>
Logical shift left immediate	Rm, LSL #<immed_5>
Logical shift right immediate	Rm, LSR #<immed_5>
Arithmetic shift right immediate	Rm, ASR #<immed_5>
Rotate right immediate	Rm, ROR #<immed_5>
Register	Rm
Rotate right extended	Rm, RRX
Logical shift left register	Rm, LSL Rs
Logical shift right register	Rm, LSR Rs
Arithmetic shift right register	Rm, ASR Rs
Rotate right register	Rm, ROR Rs

PSR fields (use at least one suffix)	
Suffix	Meaning
C	Control field mask byte
f	Flags field mask byte
s	Status field mask byte
x	Extension field mask byte

Condition Field {cond}		
Mnemonic	Description	Description (VFP)
EQ	Equal	Equal
NE	Not equal	Not equal, or unordered
CS / HS	Carry Set / Unsigned higher or same	Greater than or equal, or unordered
CC / LO	Carry Clear / Unsigned lower	Less than
MI	Negative	Less than
PL	Positive or zero	Greater than or equal, or unordered
VS	Overflow	Unordered (at least one NaN operand)
VC	No overflow	Not unordered
HI	Unsigned higher	Greater than, or unordered
LS	Unsigned lower or same	Less than or equal
GE	Signed greater than or equal	Greater than or equal
LT	Signed less than	Less than, or unordered
GT	Signed greater than	Greater than
LE	Signed less than or equal	Less than or equal, or unordered
AL	Always (normally omitted)	Always (normally omitted)

Key to tables	
{ ! }	Updates base register after data transfer if ! present. (Post-indexed always updates.)
<immed_8>	A 32-bit constant, formed by right-rotating an 8-bit value by an even number of bits.
+/-	+ or -. (+ may be omitted.)

Registre d'état **CPSR** (Current Program Status Register)



- **Condition code flags**
 - ✓ N = Negative result from ALU
 - ✓ Z = Zero result from ALU
 - ✓ C = ALU operation Carried out
 - ✓ V = ALU operation oVerflowed
- **Sticky Overflow flag - Q flag**
 - ✓ Architecture 5TE/J only
 - ✓ Indicates if saturation has occurred
- **J bit**
 - ✓ Architecture 5TEJ only
 - ✓ J = 1: Processor in Jazelle state
- **Interrupt Disable bits.**
 - ✓ I = 1: Disables the IRQ.
 - ✓ F = 1: Disables the FIQ.
- **T Bit**
 - ✓ Architecture xT only
 - ✓ T = 0: Processor in ARM state
 - ✓ T = 1: Processor in Thumb state
- **Mode bits**
 - 10000 USER
 - 10001 FIQ
 - 10010 IRQ
 - 10011 Supervisor
 - 10111 Abort
 - 11011 Undefined
 - 11111 System